

Dual 1 of 4 High Voltage Analog Switch

Ordering Information

	Package Options						
V _{PP} -V _{NN}	28-Lead Plastic Chip Carrier	Die					
200V	HV20720PJ	HV20720X					

Features

- HVCMOS[®] technology for high performance
- Operating voltage of up 200V
- → Very low quiescent current-10µA
- Low parasitic capacitances
- Over 20MHz bandwidth
- -58dB typical output off isolation at 5MHz
- 5.0V CMOS logic circuitry
- Excellent noise immunity
- Flexible high voltage supplies

Absolute Maximum Ratings*

$V_{\rm DD}$ Logic power supply voltage	-0.5V to +7.5V
V _{PP} - V _{NN} Supply voltage	+220V
V _{PP} Positive high voltage supply	-0.5V to +200V
V _{NN} Negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to V _{DD} +0.3V
V _{SIG} Analog Signal Range	V _{NN} to V _{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation, 28 pin PLCC	1.2W

^{*} All voltages are referenced to ground. Absolute maximum ratings are those values which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

General Description

The Supertex HV207 is an 8-channel high-voltage analog switch integrated circuit (IC) configured as a dual 1 of 4 analog switch. The 2 sets of 4 analog switches are controlled independently with the 2 independent 1:4 decoders. The addressed switches are turned ON and the unaddressed switches are turned OFF. A logic high on the input clear pin will turn OFF all output switches regardless of the address input states.

Electrical Characteristics

DC Characteristics (V_{PP} = + 100V, V_{NN} = -100V, V_{DD} = + 5.0V, T_A = + 25°C)

Characteristics	Sym	min	typ	max	Units	Test Conditions
Small Signal Switch (ON) Resistance	R _{ONS}		22	27	Ω	$V_{SIG} = 0V, I_{SW} = 5mA$
Small Signal Switch (ON)Resistance Matching	ΔR_{ONS}		5.0	20	%	$V_{SIG} = 0V$, $I_{SW} = 5mA$
Voltage Drop Across SW at Large Positive V _{SIG}	ΔV _{SW}			15	V	$V_{SIG} = +90V, R_{L} = 200\Omega$
Voltage Drop Across SW at Large Negative V _{SIG}	ΔV _{SW}			8.0	V	V_{SIG} = -90V, R_L = 200 Ω
Switch Off Leakage Per Switch	I _{SOL}		1.0	10	μΑ	$V_{SIG} = V_{pp}$ - 10V and V_{NN} + 10V
DC Offset Switch OFF			100	300	mV	$R_L = 100 K\Omega$
DC Offset Switch ON			100	500	mV	$R_L = 100 K\Omega$
Pos. HV Supply Current	I _{PPQ}		10	50	μΑ	All SWs OFF
Neg. HV Supply Current	I _{NNQ}		-10	-50	μΑ	All SWs OFF
Pos. HV Supply Current	I _{PPQ}		10	50	μΑ	All SWs ON, I _{SW} = 5 mA
Neg. HV Supply Current	I _{NNQ}		-10	-50	μΑ	All SWs ON, I _{SW} = 5 mA
Switch Output Peak Current			3.0	2.0	Α	V _{SIG} duty cycle ≤0.1%
Output Switch Frequency	f _{SW}			50	Khz	Duty Cycle = 50%
I _{PP} Supply Current	I _{PP}		3.5	5.0	mA	4 SWs turning ON and OFF at 50KHz.
I _{NN} Supply Current	I _{NN}		-3.5	-5	mA	
Logic Supply Quiescent Current	I _{DDQ}			10	μΑ	

Electrical Characteristics

AC Characteristics (V_{PP} = + 100V, V_{NN} = - 100V, V_{DD} = + 5.0V, T_A = + 25°C)

Characteristics	Sym	min	typ	max	Units	Test Conditions
Turn On Time	t _{ON}			5.0	μs	$V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10K\Omega$
Turn Off Time	t _{OFF}			5.0	μs	$V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10K\Omega$
Maximum V _{SIG} Slew Rate	dv/dt			13	V/ns	
Off Isolation	КО	-45	-58		dB	$f = 5.0MHz, R_{LOAD} = 50\Omega$
Switch Crosstalk	K _{CR}	-60			dB	$f = 5.0MHz, R_{LOAD} = 50\Omega$
Output Switch Isolation Diode Current	I _{ID}			300	mA	300ns pulse width, 2.0% duty cycle

Operating Conditions


Symbol	Parameter	Value				
V _{PP -} V _{NN}	Maximum differential voltage	+200V				
V _{PP}	Positive high voltage supply ¹	+40V to V _{NN} + 200V				
V _{NN}	Negative high voltage supply ¹	-40V to -160V				
V _{DD}	Logic power supply voltage ¹	+4.75V to +5.25V				
V _{IH}	High-level input voltage	V_{DD} -1.5V to V_{DD}				
V _{IL}	Low-level input voltage	0V to 1.5V				
V _{SIG}	Analog signal voltage peak-to-peak ²	V _{NN} +10V to V _{PP} -10V				
T _A	Operating free air-temperature	0°C to 70°C				

Notes:

Truth Table

A1	A0	CLA	B1	B0	CLB	SW0A	SW1A	SW2A	SW3A	SW0B	SW1B	SW2B	SW3B
L	L	L	L	L	L	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF
L	Н	L	L	Н	L	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF
Н	L	L	Н	L	L	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF
Н	Н	L	Н	Н	L	OFF	OFF	OFF	ON	OFF	OFF	OFF	ON
Х	Х	Н	Х	Х	Н	OFF							


Logic Timing Waveforms





¹ Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

² $V_{\rm SIG}$ must be $V_{\rm NN} \le V_{\rm SIG} \le V_{\rm pp}$ or floating during power up/down transistion.


Test Circuits







Block Diagram




Pin Configuration

HV207 28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3A	15	B1
2	SW2A	16	A0
3	SW2A	17	A1
4	SW1A	18	CLB
5	SW1A	19	CLA
6	SW0A	20	SW0B
7	SW0A	21	SW0B
8	N/C	22	SW1B
9	V_{PP}	23	SW1B
10	N/C	24	SW2B
11	V_{NN}	25	SW2B
12	GND	26	SW3B
13	V_{DD}	27	SW3B
14	B0	28	SW3A

Package Outline



11/12/01

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.